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ABSTRACT

We present conversion algorithms that would enable programmers to program in a high-level, data-flow language and
then run their programs on a synchronous machine. A model
of interprocess communication systems is developed in
which both data-flow and ~ynchronous execution modes are
repres~nted. For a subclass of parallel programs, called loop
programs, we characterize the programs for which conversions are possible in terms of sets of balancing equations. We
show that f.l.llioop programs huving the finite buffer property
can be converted into synchronous mode. .F'inaUy two algorithms for the conversion of loop programs arc presented
and discussed.
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The preparation of highly parallel programs is not yet a routine programming activity.

When we compare it. to sequential programming

where lhere are numerous general problem solving techniques, extensive
programming language and system support, and a large corpus of
lhoroughly analyzed and tested algorithms and dat.a structures, parallel
programming is presently at a very primitive stage of development.
One difficulty of course, is synchronization - making sure that t.he
right processor processes the right data at the right lime. The synchronization problem can apparently be simplified by use of a data-driven or
dala-flow based execution mode. In lhis mode, qach processor idles in a
busy-wail loop unlil dala

values have arrived from all of it.s input.

sources; it then computes and writes results oul Lo oLher processors.
Parallel programming is simplified because much of the synchronization
is accomplished impliciUy by the underlying machine.
The data-flow execution mode does not eliminate synchronization as
a problem of parallel computation, it only eliminates it. as a problem for
the programmer. The underlying hardware musL sUIl service the arrival

-2of data (asynchronously), determine when sufficient data has arrived to
iniliale processing, supporL queues for all of lhe inpuL ChUIlllcls to hold

Lhe arriving data, and implement a "queue is full" signalling mechanism
with

the

input

data queues.

These

hardware facilities

represent

significant overhead and arc incompatible with current clIorLs in the
design of VLSI multiprocessors toward very simple processor structure.
In this paper, we consider the automatic conversion of data-flow programs into equivalent synchronous programs. Such conversions enable
programmers Lo program as though the underlying machine executed in
a daLa-flow mode, while "allowing the hardware to execute synchronously.

We begin with a model of parallel compuLaLion in which wc can express
both data-fiow and synchronous computations. WiLhin Lhis model, we
define a resLricted class of programs and characLerize the condilions
under which a conversion from daLa-fiow to synchronous execution is possible. Finally, we present two algoriLhms for performing the conversion:
the firsl is more general buL the second oIlen produces better results.
AlLhough our algorithms apply only to a subclass of all parallel programs,
it is sulIiciently rich to encompass many of lhe recenLly developed parallel and systolic programs.

The Model of Parallel Programs
The formalism lhaL we use La develop our o.lgorilhms and prove their
correctness is quite spare. In order Lo connecl it with conventional

paral~

leI computation settings, we give an informal descriplion of the situation
from which we have abslracted.
We

postulate

a

parallel

processor

composed

of m

machines

M1,M';l, ... ,Mm which communicate with read and write operations.

The
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machines, referred Lo as processing elements or PEs, are all of the same
type. In general, PEs will be sequential RAMs with small amounts of local
memory (and no global memory) but it. is suIIlcient to let them be devices
capable of defining a regular set. This simplification is valid because we

are concerned here only wilh aPE's inlerprocess input/outpul behavior

and not its computational ability. We assume that the machines execute
with a common time step; on each step a PE can attempt. to perform a
set. of operations simult.aneously. In synchronous mode, all operations will
execute the first. lime that. Lhey are attempled. In dala-Dow mode, writes
will execute as soon as they are aUempLed but, depending on the slaLc,

reads may block. A blocked operation is relrled on lhe nexl execution
sLep and a process docs noL proceed willi a new set of operations unlil all
of ils currenl operallons have compleLed.
We model such syslems as Interprocess Communication (IC) Systems. An Ie syslem is completely defined by a set of regular expressions,
VI, V2,· .. ,Vm

I

each describing lhe interprocess inpul/output behavior of a

single PE. The i-th regular expression describes the behavior of the i-th
machine. The algorithms developed in lhis paper work for toop programs
in which all regular expressions are of ihe form a- where a is a sequence
of symbols from the alphabel. We define p io be a function on expressions that removes ihe outermost Kleene sLar: p(a-) = a. The symbols in
our regular expressions denote sets of operations thai are lo bc execuLed
simulLaneously. The alphabet is lhe power sel of
denotes a read from PE

j>

Wj

fTi,Wi

denoies a wriie lo PE

j

liE[mJl t where
and

!l

Tj

lakes the

place of any operation nol involved in inlerprocess communication

t lm] denotes the selll,2,3, ... ,m J.
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(including operations that transfer values to and from lhe external
Figure 1(0.) is an Ie system representing the systolic

cnvironmcnL).t

Processor

1,

Processor

2,

Processor 3,

Processor 4 :
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1 la)

Ie system representing systolic processor
for band matrix - vector multiplication

1 (b)

Communication graph for the Ie system of
Figure 1 (a)
Figure 1.

processor for band matrix-vector multiplication with a bandwidth of four
[1]; only interprocess reads and wriles appear in the model. all other

opera Lions are replaced by

B.

Figure t(b) shows the communication

gTl1.ph ror this system; each verlex rcprc!>cnls n pr; nnd n directed edge

Irom node

i

La node j represents a communication link over which the

i-th PE writes to the j-lh PE and the j-th PE reads from the i-lh PE.
We define the execution of an Ie system terms of two sequences.
C 1 .C2,C3,... and TO.Tl.T2 .... . Each element of Lhe first sequence is an m-

veclor which gives the program counter values for all PEs (a program
counter value is lhe index of a set of operations). Each clement of the
t Note that we use standard set notClLion to repre:wllt lJoth :;et5 and the sYllllJol!":
of our alphabet; Lhe tlisLineLion will be cleur from Lhe surrounding context. In our
figures. we will use rectangular boxes to enclose set::; rather than the ll::;llal brace
noLation.
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second sequence is an m xm matrix of strings, giving the status of communicaLions in terms of a generic mcssngc X. The slaLus of communica-

Lions on the link from PE i to PE j is given by t".{ Lt.;;::; X n means thal
Lhere have been n unanswered writes; t i .j

been n unanswered reads; and

ti,j;::;

= (X-1)n

means that there have

Ameans that there are no Qutstand-

lng reads or writes (i\ represents Lhe null string). The sequences together
describe Lhe execution of a system; for all k>O, Ck describes the seL of

operations that will be attempted on the k-th execution sLep and Tit;
describes Lhe slaLus of communications if all of those operations com-

pleLe.
To start the sequences, we define ci l ;::;l for all ic[m] and

ti.~j=A

ror all

i,jE[m]; CI shows all PEs executing their first seL of operations and

ro

shows thaL there are no outstanding reads or writes. The remainder of
Lhe sequence of Cs is defined to reflecL Lhe faeL LhaL a FE moves Lo a new
set of operations only if all operaLions in iLs previous set havc eompleLed:

Cf+l

_ (C f +l

-

cf

if UNBLOCKED(i, Vi(cf),T k

)

otherwise

where the noLation V(i) denotes the i-th symbol in some word generated
by Lhe expression V t and UNBLOCKED(i,S ,T) is true if the i-lh PE ean
execuLe all operations in sel S when the sLatus of communicalions is
described by T. The exact form of UNBLOCKED depcnds on thc mode of
execution, synchronous or data-flow, and is discussed

below.

The

remainder of the sequence or Ts lS defined to reflect the execution of

t NoLe that for all loop programs, V(i) is a unique symbol. This notation will also
be used for processes that execuLe an initialization sequence before enlerin~
Lheir loop. These PEs arc represented by regular expressions of lhe form (3rx
where a and (J are sequences over the alphabel and, again, the j ·tIl symbol is
unique.
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read and write operations:
t~tl=a.·t!-'
··b
1.)
l.}

where
irwJE:l{(cf+I)" (k=O v eft-l ¢
otherwise

crY

and
X-I if TtCJ.j (cf+I) " (k =0 v cf+l '#
(
b:::;
'A
otherwise

and X·X- I

= A.

en

We observe that our execution rules are more general and

more realistic than those used in many models because we do not insist
that all of the operations in a set execute simultaneously. Depending on
Lhe definition of UNBLOCKED, it is possible, for example, to allow indepen-

dent reading and writing on different ports.
The execution of an Ie system is parameterized by the predicate
UNIlLOCKED.

When the predicate is TRUE, the Ie system is synchronous,

ilml is, all operations execuLe on every lime step. A correel, synchro-

naus system should have the properly that corresponding reads and
writes arc sirnulLancous. t More precisely, if during synchronous exeeulion, tfj=A for all i, j and k we say that the system is strongly cooTdiI

nated. When lhe predicate UNBLOCKED(i,S, T) is

the Ie system is data flow, that is, read operations execute only when
volues are present. A correct, dala-flow program should have the pro~
perty that none of thc indiviuual PEs dcadloek. We say that a systcm is
valid if
t It is more common to assume that a r~ad executes immediately after its
corresponding write. We have chosen simultaneous reads and wrilcs La b~ consistent with VLSI technology and to simplify our discussion. All of our algorithms
can be easily modified to incorporate any fixed delay for message tronsmission.

-7YiE:[m]Vk=:!:O 3j>k (cf-:tc!)

when Lhc system is executed in data-now mode.
We remark that the model developed here differs from the well-

known vector addiLion system model [2] and the Petri Net model [3]. In
the VAS model, there is a specific excculion mode: transition vectors are
applied only if all relevant coordinates

IlTe

PC?silive and when a transition

vector is applied, all coordinates are updated simultaneously. There is
also a specific execution mode [or Petri Nels: transitions fire only if all

incident places contain a Loken and all Loken values are updated simul-

taneously. In contrast, Ie systems may execute in either synchronous or
duta-noW" mode.

In synchronous mode, operations execute as soon as

they are attempted. In data-flow mode, execulion is conditional on the
appropriale values being available as in the VAS and Pelri Nel models.
However, even in data-flow mode, our model difTcrs from thc othcr two
since operations execule whenever ihey are enabled and lhe input and
output of an instruction are not necessarily simulLaneous.

VarianLs
We would like to convert data-now programs into strongly coordinated. synchronous programs. For such algorilhms to be useful, the
rcsulLing program musl perform the same computation as the original
program. To make this more precise, we define the nolion of the sct of
reads preceding a specific wrile. Wriles, in data-now mode, exeeule on
the first siep in which they are allempled; lhe sci of writes execuled by
PEi in

execut~on stepk,

WRITES(i,k). is

I Wj I WjE~(Ct> A {k;;;l

v cf;tcf-I)J.

-8Reads, in data-flow mode, may block temporarily and so a read executes
in the first. step in which it was aLlemptcd and the corresponding data
was available; the set of reads that PE i executes in step k, READS(i.k), is

I Tj I TjEyt(cl') 1\ t1.ii=X- 1 A
«k=l v at;l: cf-I)

1\

(

(If,i} :::;

(tf.l.

AI) V

= tf.iI·X-1 v

wiEWRITES(j,k»»J

This means that a read in the current operation set executes on step k if
it is no longer pending aIler k (tJ.i¢X- 1 ) and one of three conditions is
met: it had been pending in the previous step (tf,i l

= X-I);

or it was first

attempted in step k (k=l v cf;tcf-l) and there were unanswered wriles
available (tf,i.:::; tf,il'X-I); or it was first attempted in step k and a
corresponding write also occured in step k (WiE IYRIT!ES(j ,k) ).
The l-th write from PE i Lo PE j occurs on execution step k such that

l ;::

•

2,; x p where

p=l

xp

;::

[1

if wicWR!1'ES(i,p)

0 otherwise

and Lhe set of reads that precede Lhat. l-th write, PREADS(l,i,j),

IS

t.he

'-1
multi-seL U READS(i,p) . From this, we can define the relationship t.hat
p=1

we wish to hold between the original data-flow system and our consLrucLed, synchronous system.
In terms of our abstraction, we will say Lhe constructed system P'
performs Lhe same compuLation as Lhe original system P if three rcquirements are mel. The first requiremenL is that a PE communicates with
lhe same set of PEs in both systems. Our second requirement is t.hat
there is atleasL as much dala available to aPE al the time of any write in
p' as there was available in P. This second requirement. will be lrue if t.he

scL of reads that precede any wrile in P is a subseL of Lhe seL of reads
thaL precede that same write in P'. Thus, we allow reads Lo occur "ear-
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lier" and writes "later" in the constructed system than they did in the
original system; we assume that resulting, additional datu. is bulTered
within t.he PE. To insure that the PEs remain finiLc, our third requiremenL is that the amount of this additional bufI'cring is bounded. Putting
this together, we say Lhc new system p' is a variant of the original system
Pi[

(i) they have the same communication graphs
(ii) for each pair of PEs i and j and lor alll;;::O
PREADS (! ,i ,j) cPREADS'(!,i ,j)

and

(i.ii) there is some

b

such that for each pair of PEs i and j and for all

l;;::O

IPREADS'(!,i,j) - PREADS(!,i,j) I,,;b .

We present the following propositions wilhout proof
Proposition 1: The relalion "variant of" is transitive.
Proposition 2: II P = VI' v2,... ,Vrn is a valid, loop program and n\.n2, .... nm.
arc inlegers grealer than 0, then

is a varianl of P.

The problem that we consider in the remainder of this papcr can now
be formally slaled:
Given a valid, dala-Oow loop program, conslrucl a strongly coordinalcd varianL.

- 10-

Thc Coordination Problcm
The coordination problem cannol be solved for all data-now, loop programs.

Consider, for example, the system in Figure 2. We defme the

Processor A'
Processor

Figure 2.

B'

(LJ 5J n l"J ~~ II )*
AI [1 ~~llw A] [] [P *

([r

AJ )

An Ie system that has no balanced variant

rate at which a PE uses a communication link to be the number of reads
or writes by that PE to the link in one cycle of its execulloll. The PEs in
the example communicale across lhe link from B Lo A at the SuIDe rate
but Lhey communicale across the link from A Lo B at different rales.
Intuitively, Lo strongly coordinate ihis system. the cycles of A must
"speed up" relative Lo the cycles of B.

Any speed up of A. however,

causes lhe communication raLes across the link from It Lo B to differ.
This new mismatch can only bc corrected by speeding up the cycles of B
relative to the cycles or A, returning us Lo the original problem. Therc is
no strongly coordinated variant oI the system in Figure 2. The problem
with the system is not simply a matter of unmatched data rates: the data
rates across the link of the system in Figure 3(a) are also unmatched but
the system has a strongly coordinated variant shown in Figure 3(b). The
tlisLincLion between systems that can be coordinated and syslcms that
cannoL be coordinated is more subLle.
Denning ON(i,j) to be the number oI wriLes by PE
OFF(i,j} Lo be the number oI reads by PE j

i

Lo PE j in Vi and

Irom PE i in Vj we say thaL a
I

- 11 -

Process 1:

(1!J 2 11'Jp, 1)*

ProCess 2,

(LJ bJ U)

3(a)

An unbalanced system

Process -1:

([~_? J ~ )*

Process 2,

<0 bJ [J 0 5J 0)'

3(b)

A balanced variant of the system
in Figure 3 (a)
Figure 3.

system is balanced if the following set of balancing equations has a solulion in which all xi=1
{ON(i,j)-x,

= OFF(i,j)-x;li,jE(mJI

_

Neither the system in li'igure 2 nor the system in Figure 3(0.) are balanced; the system in Figure 3(b) is balanced.

Lemma 1: There.ls at mosi one independent, non-trivial solution to a set
of balancing equations.
Proof: li'orm a spanning tree T of the undirected graph underlying the
communication

graph

for

the

given

system.

Each

verLex

of

T

corresponds Lo a variable in the balancing equations and each edge of T

corresponds Lo one of the equations. Il is suIIicient to show that each of
the (m -1) corresponding equallons arc independent. Consider u variable
Xi

corresponding to a lenf node of 1'. There is exactly

node corresponding to
that uses

Xi.

Xi

Olle

edge e to the

and so there is one equation represented by T

That equation must be independent of the allIer (m-2) equa-

tions represented by

T~(e

independent of each other.

l

and by induction those equations must be
//

- 12A loup program is said to be balancable if its balancing equations have a

solution in which all of the

Xi

arc integers greater than O. The system in

Figure 2 is not balancable because there is no nontrivial solution La Lhe
seL of equaLions

The system in Figure 3(0.) is balancablc because

Xl

= 1 and %2;:: 2 is a

solu-

Lion. La the equations. If a loop program VI' V2,.... Vm is balallcable then a
soluUCln to the balancing equations

X',%2, ...• Xm.

can be found in O(n 3 ) Lime

amI by Proposition 2, we can construct a balanced variant. VI" V2', ... ,

l~n'

by seLLing each 1';' ~ (p( v,)"')".

We can now sLale the relationship between loop programs which can
be strongly coordinated and balancable programs.
Theorem 1: A valid, loop data-flow program can be strongly coordinated if
ant! ollly if il is balancable.
Proof:

«=) This proof is given laler as the proof of our Wave Algorithm.
(=» Let P be a valid dat.a-flow program and let P' be a strongly coordinaLed variant of P. Because P' conLains only loop programs, it is possible
Lo consider the

r:

values for any PI!:

i

as inLegers modulo Lhe length of Vi·

WiLh this change in program counLer values, P' is f1niLe slate since there
is no buffering of transmitted values. Therefore there is some state, q,
which appears infmitely often in the execution of P' and the execution
sequences appearing between any two consecutive occurences of q must
be the same. Consider an arbitrary PE i, and let 0 be the multi-seL of
operaLions iL executes in a single cycle and lel E be Lhc multi-set of
operalions it execules as Lhe sysLem

movc~

from one oeeurencc of q La

- 13lhe ncxl. Let
Claim: E

on

= On

be n-fold union of

for some

o.

n~l.

Proof: Suppose TIoL.

Then let y;:: E - Or where

T

is the greatest

integer such that or~E. Y is the scl of "extra" operations that do noL
form a complclc cycle. Suppose Lhere is some wrile operalion,

Wj,

in

Y. Then Y musL contain all of Lhe read opera Lions in 0 us well, since

.oLherwise the writes La PE j would "move up" relative to Lhe reads by

PE i and eventually, for some k we would have
I

PREADS (k ,i.j)cPREADS(k ,i,j)

Suppose there is a read,

Tjo

in Y. Then Y must also contain all of the

wrile operations in 0 as well, since otherwise Lhe reads would "move
up" relalive La Lhe wriles by PE i and, for any bound b there would be

some k for which
IPREADS (k ,j ,il

-

PREADS(k ,j ,il I > b.

Unless Y is empLy, we have a contradiction. This compleLes thc proof
of Lhe claim.
So for each PE, E

= On

for some integcr n.

appropriate value of n for PE i, the
balancing equations.

Xi'S

Choosing x, to be the

form Lhe desired soluLion to the

//

The class of programs Lhut can be strongly coordinated is quite large
and iL includes ror example most of Lhe systolic and pipelined algorithms.
As anoLher characterization, an Ie system has the finile buffer properly
iI, when executed in daLa-flow mode, thcre is some integer b such that for

all i, j c.::[m] and k~O, tti~b . This is obviously a desirable characteristic
for any data-flow program and we show

- 14-

Theorem 2: Any valid, loop program with the finite buffer properly can be
strongly coordinated.
Proo[: If D is a valid, loop program with the finite buffer property, then,
as above, there must be some slale which repeaLs infinitely afLen in Lhe
execution sequences for D. Between every two consecutive occurences of
Lhis sLule in a sequence, a PE must execute and integral number (greater

than 0 because the system is valid) of its cycles and data rules onto and
off of each comrnunicalion link must be equal. As a rcsulL, if we set.

Xi

Lhe number of cycles PE i executes during this sequence, then the
[orm a solution Lo the balancing equations in which all xj,>O.

XI.

Lo

's

/ /

li'rom this theorem and Lhe example in Figure 3(a), we can conclude
Corollary: The sel oC valid, loop programs wilh the finile buffer property
is properly contained in lhe set of valid, loop programs lhal can be
slrongly coordinated.

In t.he next sec lion of lhis paper, we presenl our algorit.hms Cor eonverting dala-flow programs int.o a slrongly eoordinaled programs. The
algoriLhms work only for balancablc, valid loop programs. We have shown
how lo deLermine whelher or nol a program is balancable, now we show
how lo de Lermine whelher or nol it is valid.
Theorem 3: If a loop program is balancable, then there is an efficienl
met.hod Cor testing iLs validily.

Proof: Let.

s

be a balancablc loop program and lel B be iis balanced vari-

anl consLructed as above. The words genera Led by each PE have not been

changed in

n,

so S is valid if and only if

sln'r.l Lhc system D

~

n

is valid. II

p(V,)II',p(v2 )JI', ... ,p(Vrnlil'.

Clai.m: n is valid if and ollly if D is valid.

n :::

VI. "2,"" Vm , eon-

- 15 -

Proof:

(=» Immediate since [] is balanced.

«=) Suppose that D is valid and B

is not valid. Then there must be

some subset of the PEs, PI,P2 •... ,Pn, which become circularly blocked;
that is, lor all ie:[n], PE i blocks on a read Irom its successor, that is,
PE (i mod n)+1. Consider the ftrst poinL in Lhe excculioll sequc"nce al

which ihis circular blocking occurs. Since lJ is balanced, Lhe PEs
musL all be on Lhe same iLeration of lheir cycles at this point and

wiLhin this iteration, the number of writes La FE i by ils successor
must be one less than Lhe number of reads by PE i from iis successor.

I~or

the circular blocking La arise in B, it must be that for all

ie:[n], the read which blocks in FE i musL come befoTe the write that

releases its predecessor. BuL as a single PE execuLcs in B or D, iLs
reads reLain L.he same posiLion relaLive to its writes so Lhis must be
Lrue in D as welL

II the blockeu reads all precede the releasing

writes in V, however, then V would block on the same operations.
This is a contradiction since V is valid, compleLing the proof of the
claim.
D can be tested for validity by executing il unLil iL reaches a step k for

which for all i, ct>

Ip(VJI
1

v Vl>k(ct=cf). Once such a slable state has

been reached, the validiLy of

J)

can be tested by deLermining whether or

noL all read and write operations have completed. If s is the numbcr of
operations executed by PEs in a single cycle of S, D will execute for at
mosL s sleps und so lhc test requires

O(~·)

Limc. / /

The Conversion Algorithms
In lhis section, wc provide algorithms for automatically converting a
dala-now loop program into a sLrongly coordinated variant when possible.

- 16I,'or an arbitrary program P, we sLarL by construcling a balanced varianl

UIHl Lv~lillg it fur vulidily. 1I P is baluncalJlc und vulld, then ils balanced
variant is coordinated with one of the t.wo algorithms presented in this

section. Proposition 1 insures lhat 1.he resulting, strongly coordinated
system is a variant of P.
SlarLing wilh a balanced, valid vilrianl, we construel a strongly

coor~

dinnlcd varinnl with the fallowing algorithm.

Algorithm 1: Wave algorithm La coordinate loop datu-flow programs
Input: A valid, balanced. loop program,
Oulput:

VI,

v 2 , .. ·• Vm

A strongly coordinalcu variant of the given program. VI" V2',···. Vm'

Method:
1.

Form expressions H 1,H 2 •.•• ,Rm
11,

2.

from the gIven expressions where

= p(l',)(fJ)".

Compute

Lhe

dat.a-fiow

cxecuLioll

sequences

CI ,C2, ... , c/c

1'0.1'1 ....• 1'10 where k is lhe least integer for which

3.

For

each

i

and

for

l=1,2..... k.

ct >

sel

ilnd

Ip( Vi) I for all

1'<'(l)

to

RE,WS(i ,l)ulwj IT,E:READS(j ,l )J.

Theorem 4: The Wave Algorit.hm constructs a strongly coordinated varianl
of any valid, balanced. loop program.
Proof: Since the original system is valid, we

aTC

assured of finding a value

for k in sLep 2. By Lhe construction in slep 3, wriLes can only occur in the
same sLep as their corresponding reads so the system is strongly coordi-

nated (Lhe complete justification of this appears in a paper on t.esting
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coordination properties [4]). IL remains to show that the constructed
system is a variant of Lhe original system. Since Lhe sel of reads executed

in any cycle of a FE is Lhe same in both the given and constructed syslems, requirements (i) and (iii) for u vuriant are trivially satisfied and,
for requirement (ii), it is sufficient to consider just the first k ex'(!cution
sLeps

of

Ul!:AlJS(i,l)

the

system.

= RbIWS'(i,l} for

For

l=1,2 •...•k.

it

is

obvious

that

all i where HEADS is defined ror the cxcc~Lion

sequences of Lhe given system and READS' is defined for Lhe execulion

sequences of Lhe constructed system. Suppose Lhe second requirement

is violated by the l-th write from PE

i

Lo PE i which occurs on the r-lh

slep of Lhe execution sequence for Lhe consLrucLed sysLem and Lhe s ~th
step of Lhe exeeuLlon sequence for Lhe given system where

T

<s. The write

, in Lhe consLrucLed system occurs in the same step as its corresponding
.rcad in both systems. Therefore in Lhe original sysLem the rcad Lhat
corresponds to the wriLe in sLep s musL occur in step

T

is noL possible by lhe definiLion of daLa-now execution.

(1..JeIore s), which
//

If s is the LoLal number of operations exccuLed by PEs in a single cycle of
VI" V~', ... .vn',

then k:5.s and for all i, Ip(~') l:5.s. The algoriLhm lJuilds eaeh

symbol of each Vi' and so iL requires O(ms) Ume.
!,'igure 4 is an example of a valid, data-flow system and its strongly
coordinated variant constructed by lhis algorithm. The name of the algo~
riLhm comes from the fact that a single cycle's data passes through the
enUre system berore any PE sLarts iLs nexL cycle. For this example, Lhe
result is nearly optimal because the data dependencies of Lhe program do
no!. allow nny of the Pl':s Lo get more thon a few operations ahend of Lhe
remaining PEs. However, if the original sysLem is ch<mged even slightly,
us in F'igure G, Lhe resulL is ullsatisfactory. In lhis case,

il

belLer solution

- 1n -

Processor A,

<

0

Processor B,

(

~

c:

<

Processor

r

R

(~

Processor D,

6J5J0 )*
D FJ )*
~n 1[J r~~l

)*

)*

Data flow program
R

A

C)<---{D

Communication graph
Processor A,
Processor B,
Processor C,

Processor D,

(0 5JDD 0[£]0)'
(0 5JO@DO 0)'
(5J0 05J05J0)'
<E£]O DO 00 0)'

Strongly coordinated variant constructed by
the Wave Algorithm
Figure 4.

is to allow Processors A and D to slart a full cycle ahead of the others.
After they have completed their first cycles, Processor B cun begin executing its first cycle, while Processors A and D continued with their
second cycles. By the third cycle of A and D, all processors ilre execuLing
on every step. This more efficient solution, pictured in Figure 6, mainLains the original three step cycle for the processors. The writes hav'":'
been moved "forward" so that, Ior example, Lhe wriLe which occurs at the
beginning of the second cycle for Processor A is delayed from its first
cycle. The

WE

in the Lhird cycle of Processor D is delayed from its second

cyclc and the we in Lhe t.hird cycle of Processor D is delayed from its flrsL
cycle. The solution was constructed by the following coordinnLion
riLhm ror systems with acycliC' cnmmllnicat.ion grnphs.

algo~
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Processor A:

(l I

Processor B:

(r:A"- ;'?]

Processor C:

(11:'8- I'D]

0
0

(I

)*

D:

Processor

Z,'i3

t~"_ll-.l ) *

Wei

~) *
)*

Data flow program
B )E------{ A

e )E------{ D
Communication graph

I[In n
bJ bJLJtJD
(5] 0 05JO

)*

( [I,) f',

)*

Processor A,

(

Processor B'

(

Processor

c:

Processor

n,

[l

t.Wn

''',
I.

In nn n

)*

)*

Strongly coordinated variant from Wave Algorithm
Figure 5.
Cycle 1

Cycle 2

Cycle 3

~-~-~~-~-

Processor A ,
Processor B'

Processor

DOD 6J DO 5J DO
0 DO ( ~_~Wr:J LJ []

e,

Processor D,

(

~OO

DOD 5J DO (h We 100

Strongly coordinated variant of
from Figure 5.

Figure 6.

Ie

system

)*
)*

)*
)*

- 20Alp;orithm 2: J3ufTcrcd Write Algorithm
Input: A. valid, balunced, loop program, VI' V2 • . . . , Vrn with an acyclic com-

munication graph.

Output: A strongly coordinated variant of the given system, Vi" V2·,.· .• Vm ',
Method:

1.

Lubel the norIes of the communication graph with the length of the
longest path from a source node (a no<le with no predecessors) La the
node. Let LMAX be the depth of the graph.

2.

Let n be the maximum length of any p(Vi) and form the expressions

where l is the label of Lhe node for rEi and Lhe expression E is p(Vi,)

with all of the write operations removed (if

'~Tites

arc the only opcru-

Lions on some sLep, replace them with lJ).
3.

li'or each iE:[m]' for each k=l to !p(Ri )!, set Vi'{k) to

Theorem 5: The BufTered Write Algorit.hm constructs a strongly coordi~
naled variant for any valid, balanced, loop progrum that hns an acyclic
communicaLion graph.
Proof: The fneL that the resulling program is strongly coordinated follows
the construction in step 3 as above, so it remains to show that it is a vari<lnl of the given system. Condilions (i) and (iii) for variance arc obviously meL, leaving condition (ii). The excculion sequence for the ouLpuL
system can be divided into periods equal in length to thc cycle size. Considcr a single PE which both rcads and wriles (if a

PI~

docs lIoL boLh read

and wrile, il triVially satisfies the second condition).

AIler Ute initial

- 21 periods in which the FE just idles, it executes all of the reads from one

cycle during each period. Therefore, it is sufficient Lo show that if the
reads from a given iterat.ion of Lhe PE occur during period k, t.hen the

wriLes for that iteration occur no sooner than period k+1. I3ecause Lhe
communication graph is acyclic, this is easily done by induction on the

periods noting that (1) the writes executed <.luring any period are a subseL of lhe wriles for a cycle and (2) the first read occurs aL least. one

period beCore Lhe first. wrile.

//

The Hi will have a common length n aquatio LMAX Limes l. In order La sel
Lhe value of each symbol in each one of the

ViS,

all of Lhe symbols in the

corresponding position of the Ris musl be examined and so Lhe algorithm
runs in O(m 2n) time.
This algorithm works for all acyclic loop programs but it does not
always produce a good solution.

Consider the sysLem in Figure 7. The

BurTered Wrile eonslrucUon creaLes a long initialization sequence (the
maximum length is the maximum cycle size limes lhc number of PEs)
which means Lhat many of the PEs idle for long limes and Lhal the IcngLh
of Lhe PE code increases.

The extra idling is probably noL significanL

since we can assume in mosL cases that lhe number of PEs will be much
smaller lhan lhe number of iLerations required. The longer code, however, is a more serious problem since PEs will normully have a very limiLed amounl of memory. For lhis example, a beller solution is the coordinuLed program in Figure 0 in which each of the writes hus simply been
moved "forward" Lwo steps. Bec<'\use Lhe movemenL was wilhin one cycle,
Lhe PEs do nol hnve La sLagger Lheir sLarLs. The Buffered Write Algorithm
ean be modified to produce Lhis code by "preprocessing" tIle

eommunica~

lion graph La eliminaLe links for which all wriles appear before Lheir
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Process A,

([ME

Process B:

(5=J

Process C,

(

Process D,

(

Process E:

(

we "'D

"'EID )*
D[J )*

5J
51
D

D~
D~
D~

)*
)*
)*

Strongly coordinated variant constructed by
Buffered Write Algorithm

Figure 7.

corresponding reads.
As u final comment, notice that the compute operations have been

compleLely ignored in our- analysis. To be realistic, we would have to
argue thnl. our neLinn of variant preserves the cnmpuLnLions

or

,the sys-

tern. In fact, our definition docs nol preserve t.he comput.ations of the

system since it does nol prp-serve the order of compute steps or the
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Process A,
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Process B,
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Process C,

(

Process D,

(

Process E:
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Figure 8.

I,)

DOh
OOh

)*

)*

P

B

wD]

)*

Pc

wEI

)*

Strongly coordinated variant of the
system in Figure 7.

information available to a PE on a compule step. The definition of variant
would have to be strengthened. It should be noled. however, that our
algorithms could be easily udapted to this stronger definition shlCe they

reLain Lhe posiLion of all compute steps.

Conclusions
We have presented a simple model of parallel computation in which
both data-flow and synchronous execution modes can be harmoniously

expressed. Given cerlain programs defined using the data-now execution
mode, we have shown how to synthesize programs that are cornpulalionally equivalent when executed in the synchronous mode. For thc class of
programs under consideration, we characLerized Lhosc for which Lhis synLhesis is possible using lhe concept oJ "bolancable". PotenLially, our algorithms can be used La shifl Lhe burden of specifying deLailed timing
bchnviors from the programmcr to a compiler.
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